Abstract-The effects of bias stress in integrated pentacene organic transistors are studied and modeled for different stress conditions. It is found that the effects of bias stress can be expressed in terms of the shift in applied gate voltage ΔV for a given current. An empirical equation describing ΔV in terms of different gate and drain bias stress measurements and stress times is presented and verified. In the measured devices, ΔV saturates at 14 V, independent of the gate bias-stress condition. A model based on carrier trapping rate equation that accounts for this ΔV saturation is developed. The model suggests that the ΔV saturation is due to the small density of traps compared to the channel carrier density.
I. INTRODUCTION
O RGANIC transistors offer opportunities in flexible electronics that integrate various sensors and actuators with electronic functions [1] . Transistors using pentacene, one of the most widely studied organic semiconductors, exhibit mobilities on par with hydrogenated amorphous silicon (a-Si:H). Such electrical performance is sufficient for many applications such as backplanes of organic light-emitting diode displays [2] , imagers [3] , and conformal large-area arrays of pressure and temperature sensors [4] .
Although sufficient mobility has been achieved with organic transistors for various applications, it has been reported that the current-voltage (I-V ) characteristics change with the application of prolonged voltages [5] - [11] . Such change is termed the bias-stress effect. The bias-stress effect is important for practical circuit applications and needs to be understood and reduced. Thus far, published works on the bias-stress effect in organic transistors have been predominantly conducted on SiO 2 gate dielectrics with unpatterned gates. Transistors with patterned gates are necessary for integrated circuits. In addition, there is limited study of different gate and drain bias-stress conditions. To evaluate the bias-stress effect of transistors, it is necessary to investigate how the gate and drain bias stresses affect the I-V characteristics.
The bias-stress effect has also been reported in a-Si:H thin-film transistors (TFTs) and has been studied for decades [12] - [17] . In a-Si:H TFTs, the bias-stress effect is commonly described in terms of a threshold voltage shift. The threshold voltage shift is attributed to the trapping of channel carriers in electronic states, which are created by bias stress [12] . Carriers trapped in these states remain trapped until the defect states are thermally annealed out of the device [13] . In contrast, organic TFTs (OTFTs) normally do not require thermal anneal to reverse the bias-stress-induced changes [6] .
In this paper, we study the bias-stress effect in pentacene OTFTs, taking advantage of the framework set by the a-Si:H TFT literature. The studied transistors have patterned gates and use parylene as the gate dielectric. The devices have subpicoampere gate leakage current. Similar to a-Si:H TFTs, the bias-stress effect in OTFTs can be described in terms of the shift in applied gate voltage for a given current ΔV . We derive an empirical equation that models ΔV for various stress conditions in source-gate bias (V SG ) and source-drain bias (V SD ). Measurements show that ΔV saturates at a certain voltage independent of the stress V SG , contrary to what has been reported for a-Si:H TFTs [13] , [16] . A model based on a carrier trapping rate equation suggests that this ΔV saturation phenomenon is due to the small density of trap sites compared to the channel carriers.
II. EXPERIMENTAL
Pentacene OTFTs were fabricated on a 4-in glass wafer (Schott D-263 borosilicate float glass) in a class-100 clean room. The wafer was first cleaned in a solution of sulfuric acid and hydrogen peroxide. A gate layer of 10-nm-thick chromium (for adhesion) and 60-nm-thick gold was e-beam evaporated and patterned by photolithography and wet chemical etching. A 175-nm-thick layer of parylene-N deposited by hot-filament chemical vapor deposition was used as the gate dielectric. Via holes were patterned in parylene by photolithography and reactive ion etching (RIE) in oxygen. A layer of 40-nm-thick gold, which serves as the source/drain layer, was then deposited by e-beam evaporation. Photolithography and wet chemical etching were used to pattern the layer. An 18-nm-thick pentacene film (Luminescence Technology) was blanket deposited by thermal evaporation at a rate of 0.9 nm/min. The pentacene was then encapsulated in a 200-nm-thick film of parylene-N, 0018-9383/$26.00 © 2010 IEEE allowing the pentacene/parylene stack to be photolithographically processed without exposing the pentacene to solvents. A subsequent RIE process defined islands of parylene and pentacene, isolating the active area of each OTFT. More details on processing can be found in [18] . Fig. 1(a) shows a photo of the completed transistor and a schematic of the cross section. Fig. 1(b) and (c) shows the measured output and transfer characteristics of a 1000/5-μm device, respectively. The mobility of the completed OTFTs was 0.03 cm 2 /Vs. The devices were stored in nitrogen ambient, and no change in the I-V characteristics was measured over a month of storage.
III. MEASUREMENT AND RESULTS
To avoid extrinsic degradation mechanisms in OTFTs [11] , measurements were done in nitrogen ambient in the dark using an Agilent 4156C semiconductor parameter analyzer on a Signatone S-250 wafer prober with a temperature-controlled chuck. All the measurements were done on fresh 1000/5-μm-size devices at 20
• C. To first analyze the effects of bias stress on the overall transfer characteristics, I D -V SG was measured at V SD = 1 V for −2 < V SG < 30 V with a step size of 0.1 V on a fresh device. Bias stress was applied for a set time, and the I-V transfer characteristics were measured again. More bias stress was applied, and subsequent transfer characteristics were taken until the desired data were gathered. The sequence of measurements was automated to minimize the error that could be induced by instrument-setting time between the measurements. Fig. 2 shows the resulting measurement for a stress V SG of 30 V and V SD of 1 V for increasing stress time. We observe that the applied stress shifts the transfer characteristics in the positive V SG direction and that the shape of the transfer characteristics does not appreciably change with stress time. Thus, we can describe the after-stress transfer characteristics by shifting the original transfer characteristics of the device by a voltage, which we define as ΔV . ΔV conveniently describes the bias-stress effect in these devices: the drain current after bias stress can be expressed as 
is the measured I-V characteristics from a fresh device. Fig. 2 shows the applicability of this idea by shifting the original transfer characteristics and overlaying them (dashed lines) with the transfer characteristics taken after the various stress times (solid lines). The use of ΔV to describe the bias-stress effect is common for a-Si:H TFTs [14] and has been demonstrated on other OTFTs [9] , [10] . In the following, we measure ΔV as a function of various bias conditions and time to better understand the source of the bias-stress effect and quantify its effect on the transfer characteristics.
Measuring ΔV by intermittently taking the I-V sweeps during stress measurements is unfavorable because the intermittent I-V sweeps introduce additional stress on the device. The nominally unchanging transfer characteristics shape allows us to measure the current while the device is under constant stress in the linear region and extract ΔV information by using the prestress transfer characteristics. Such measurements of ΔV are preferable because there is less measurement error introduced by stressing caused by the I-V sweeps. Although some error introduced by the initial I-V sweep is unavoidable, this error is relatively small as the device is held at stress conditions for less than a second. The measurements were taken for various stress V SG conditions. The results are shown in Fig. 3 . The measured ΔV can adequately be fitted to a stretched-exponential equation, i.e.,
where t is the stress time, ΔV FINAL is the voltage at which ΔV converges, and τ and β are fit parameters. The fit parameters are given in Table I .
The stress V SG was kept at a maximum of 40 V as the effects of gate dielectric breakdown were observed at higher voltages. The measured τ and β are similar to measurements in other pentacene transistors in [10] (β ∼ 0.4, τ ∼ 10 4 s) and [11] (β ∼ 0.28, τ ∼ 10 4 s) and comparable to other organic semiconductors and a-Si:H TFTs [9] , [16] . With the exception of stress V SG of 40 V near the breakdown voltage of the gate dielectric, it is notable that the ΔV FINAL is not dependent of the stress gate bias. This is attributed to the fact that the channel carriers are not the limiting factor in saturating ΔV for the measured devices. Further explanation on this point is made in Section IV. It is also notable that τ decreases as V SG increases. To express τ as a function of the gate bias, τ versus V SG is plotted on a log-log scale in the inset of Fig. 4 . By using τ = aV −α SG , where a = 5.3 × 10 13 sV α and α = 6.9, an adequate fit can be made. With this knowledge, (1) is expressed as an explicit function of V SG , i.e.,
where a, α, and β are independent of V SG . Equation (2) is used to produce the solid line in Fig. 4 , which plots ΔV after 100 s of stress at different stress V SG measurements. To verify this equation, measured ΔV data for different stress V SG measurements on multiple devices are also plotted in Fig. 4 . A good fit to the measured data is produced.
The dependence of ΔV on the drain bias is measured next. We observe that, as the drain bias during stress increases, the resulting ΔV decreases, as shown in Fig. 5(a) . It is notable that, while the current increases from zero at V SD = 0 V to tens of microamperes at V SD = 30 V, the ΔV from bias stress decreases, indicating that neither the current nor hot carriers are the direct cause of ΔV .
The V SD dependence can be explained by the conjecture that the ΔV is caused by the channel carriers. The charge in the channel with a varying drain bias can be approximated by the following equation [17] :
where C i is the normalized capacitance of the dielectric, W and L are the width and length of the active layer, respectively, and V T 0 is the initial threshold voltage. As V SD increases, the accumulation charge density at the drain decreases, resulting in less charge in the channel.
Karim et al. [17] have first proposed for a-Si:H TFTs that the ΔV for different drain biases can be modeled by multiplying the right-hand side of (2) by (Q/Q 0 ), where Q 0 is the charge in the channel with V SD = 0 V, which is W LC i (V SG − V T 0 ). The method was extended to OTFTs on SiO 2 by Zan and Kao [10] . We verify that the correction factor works well for the measured devices as well. Fig. 5(b) shows that the measured ΔV at different V SD measurements linearly scales with Q/Q 0 . Q was calculated using V T 0 = 0 V. We acknowledge that it is difficult to accurately measure a true V T 0 because the devices are operating in accumulation mode, and there is a large number of traps located in the semiconductor or at the interface. The value of V T 0 can be extracted from a semilog transfer characteristics plot in Fig. 1(c) by fitting a line to the slope in the subthreshold region. The uncertainty in V T 0 is small compared to the stress V SG , which is 30 V.
By combining the results from different stress V SG and V SD measurements, we can express ΔV in terms of the stress V SG and V SD , i.e.,
where a, α, β, and ΔV FINAL are independent of V SG and V SD , and Q and Q 0 are calculated from (3).
IV. DISCUSSION
In the previous section, we explored the empirical modeling of ΔV with the stretched-exponential model under various bias-stress conditions. In this section, we derive the stretchedexponential equation from a simple trapping rate equation that offers physical insight into the cause of ΔV and the interpretation of the fit parameters.
We assume that the ΔV is caused by carriers being trapped in trap sites. To model this process, we define p to be the initial channel carrier density, p T (t) to be the density of trapped carriers, and N T to be the density of trap sites in the channel. p is used because pentacene is a hole transport semiconductor. p and N T are fixed with respect to time, and p T is a function of time. More specifically, p = C i (V SG − V T 0 )/q, where V T 0 is 0 V, as defined in the previous section, and p T (0) = 0. ΔV can be expressed in terms of the trapped carriers. If all the traps are assumed to be at the semiconductor/dielectric interface
In order for carriers to be trapped, there needs to be both a free carrier and an empty trap. The rate equation that accounts for the trapping process can be written as follows:
where k is the rate constant. The term in the first bracket is the density of free carriers remaining in the device, and the term in the second bracket is the density of empty traps. It has been shown that, for an exponential distribution of barrier energy for traps, the rate constant k can be a function of time, where k = βk t (β−1) , β < 1 [15] . The rate of trapping decreases with time, which can be physically related to the fact that, as traps with shorter time constants are filled, the time constants associated with the remaining empty traps are longer, resulting in a lower rate constant. The differential equation (6) solved with the application of the boundary condition p T (0) = 0 yields
For N T < p, (7) can be simplified, and when inserted into (5), it results in the following equation for ΔV :
which is in the form of a stretched exponential. By comparing (8) with (1), we can infer that ΔV FINAL = qN T /C i , which is independent of V SG . In addition τ in (1) can be related to the rate of trapping by 1/τ (7) can be simplified to result in
which is also in the stretched-exponential form, but ΔV FINAL = qp/C i and now depends on the channel carrier density p. p = C i (V SG − V T 0 )/q, and thus,
For the measured OTFTs at stress V SG ranging from 20 to 35 V, we assume that N T < p because ΔV FINAL is independent of V SG . The assumption of N T < p is also self-consistent with the observation that ΔV FINAL < V SG − V T 0 . In the measured OTFTs, the ΔV saturates at 14 V, independent of V SG because the trap sites are exhausted before the channel carriers. In contrast, for stress V SG < 14 V, it has been verified that ΔV FINAL = V SG − V T 0 , as predicted by the model for the case N T > p. The ΔV FINAL also saturates at V SG − V T 0 for a-Si:H TFTs [13] , [14] , as a-Si:H TFTs are always stressed in the region N T > p. This is expected in a-Si:H TFTs as the trap sites are created as the weak bonds within the a-Si:H are broken [12] .
The measured OTFTs have C i = 15 nF/cm 2 , and for the measured ΔV FINAL of 14 V, N T is calculated to be 1.3 × 10 12 cm −2 . This range of N T is reasonable considering that the density of interface states in metal-oxide-semiconductor fieldeffect transistors is in the range of 10 9 −10 12 cm −2 [19] . The calculated N T is also reasonable considering that the density of pentacene molecules at the interface is on the order of 10 14 cm −2 and is greater than the density of defects. It is difficult to compare N T with the results from other TFTs as this is the first report of ΔV FINAL that is independent of V SG . Even so, if a comparison is to be made, the lower bounds for N T in other works can be calculated by using the maximum ΔV measured and using p T = ΔV × C i /q. Since there are enough traps to accommodate this p T , the calculated p T serves as a lower bound for N T . Compared to this N T , the N T extracted from the OTFTs used in this paper is still lower, as shown in Table II . This low N T may be attributed to the parylene dielectric and encapsulation, which provide low interface states with pentacene and protection from reactive O 2 and H 2 O during processing steps, respectively. From the measurements, it is unclear whether the traps are located in the semiconductor, the semiconductor/ dielectric interface, or the dielectric. However, the long time for the bias-stress effect to settle indicates a slow trapping rate. Such a slow trapping rate suggests that there is a barrier for the carriers to be trapped. One possible mechanism is the trapping of carriers in traps located in the gate dielectric near the semiconductor/dielectric interface. The carriers are trapped via hopping into these states. Such a mechanism was proposed by Libsch and Kanicki for a-Si:H TFTs [13] .
Another possible mechanism is the detrapping of electrons trapped in the semiconductor [11] . This mechanism explains the observed bias-stress effect by detrapping electrons that are initially trapped in the semiconductor gap states. The application of a negative bias on the gate electrode (positive V SG ) repels electrons trapped in the channel and detraps them. The drain current decreases as the number of extra holes that balanced the trapped electrons decreases. Although such mechanism explains the long time constant for the bias-stress effect to settle, we would expect a fast recovery of the original I-V characteristics when the stress is removed. However, it has been observed by Mathijssen et al. that time constants related to recovery are comparable to the bias-stress effect [9] .
In polymer TFTs, bipolaron formation has been proposed for the cause of the slow channel carrier trapping [20] . The ΔV dependence on V SG is cubic for short stress times as α × β in (2) is approximately 3. Although this observation excludes the bipolaron formation as the possible mechanism, a similar mechanism that involves three carriers for a formation of lower energy state may explain the slow trapping behavior. The exact mechanism causing the bias-stress effect remains elusive, and more research in the trapping mechanism in organic semiconductors will greatly enhance the understanding of the bias-stress effect.
V. CONCLUSION
The bias-stress effect on pentacene OTFTs with patterned gates and parylene gate dielectric has been studied. The measured devices did not exhibit any measurable degradation due to storage. The bias-stress effect has been quantified in terms of ΔV , which is the shift in gate bias voltage for a given current after bias stress. ΔV has been measured for various stress conditions and times, and it has been found that the stretchedexponential equation can accurately model the measured ΔV . An equation that models ΔV for different stress V SG and V SD measurements has been presented and verified. It has been found that the current is not the cause of the bias-stress effect. The rate equation that describes the rate of channel carrier trapping provides physical relevance to the fitting parameters used in the empirical stretched-exponential equation. In particular, the rate equation suggests that ΔV FINAL , which is the value that ΔV converges to, is independent of the stress gate bias due to a relatively small density of trap sites compared to the density of channel carriers. Possible mechanisms for the bias-stress effect are discussed. Further improvement in the bias-stress effect is anticipated in these devices, considering that they have not been optimized to enhance stability. He is an Associate Professor of electrical engineering with the Massachusetts Institute of Technology (MIT), Cambridge, leading the Organic and Nanostructured Electronics Laboratory, codirecting the MIT-ENI Solar Frontiers Center and the MIT Solar Revolutions Project, and leading the MIT Energy Studies Minor. He founded QD Vision, Inc., Watertown, MA, which is focused on development of quantum dot optolectronics, and Kateeva, Inc., Menlo Park, CA, which is focused on development of printed organic electronics. He is the author of 90 publications and the holder of 45 U.S. patents in the areas of organic and nanostructured light-emitting diodes, lasers, photovoltaics, photodetectors, chemical sensors, and programmable memories. His research interests include studies of physical properties of organic and organic/inorganic nanocrystal composite thin films and structures and the development of novel optoelectronic organic and hybrid nanoscale devices. 
